Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

inductance and capcitor???

Status
Not open for further replies.
K

khamitkar.ravikant

Member level 4
Joined
Jul 15, 2008
Messages
78
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,288
Location
India
Activity points
1,798
hi all can any body explain me how i can implement an anolog component in VHDL programing lang. please explain any alternative and flow to be followed as i need capacito in PLL design and also inductor in corresponding circuit with the values as capacitor of .20 uf and inductor of 3mH.


thanks in advance plesase help:?:
 

please there is no one who can help me in this regard so is ther lack of basic thing here i want to know
 

Hi
As I know VHDL can not model analog devive such as inductor and capacitor nor resistor and transistor.
VHDL designed to model logic circuit and its signal delays.
 
so there is no way to implement anlog circuit using VHDL is this right or there is any other alternative for implementation of the anlog devices in VLSI please let me know.
 

Analog components can be usually simulated with sufficient accuracy by approximating the differential equations with difference equations, using a constant time step.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top