easytarget
Member level 1
Hi,
I'm learning Verilog and I have questions, I'll put them in this thread and your help is appreciated, questions in red are still not aswered, questions in blue are answered. I'll add the answers in this post so others can easily find them.
1- What does it mean when a variable is preceded by ` like this:
wire [`address_size-1:0] addr
Anwer (thanks to vomit):
`address_size is a macro.
2- Can you please explain this:
`define size (1 << `set_size)
Thanks for your help
I'm learning Verilog and I have questions, I'll put them in this thread and your help is appreciated, questions in red are still not aswered, questions in blue are answered. I'll add the answers in this post so others can easily find them.
1- What does it mean when a variable is preceded by ` like this:
wire [`address_size-1:0] addr
Anwer (thanks to vomit):
`address_size is a macro.
2- Can you please explain this:
`define size (1 << `set_size)
Thanks for your help