Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question related to Charge Pump

Status
Not open for further replies.
S

shady205

Full Member level 2
Joined
Oct 1, 2006
Messages
120
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,296
Location
India Bangalore
Activity points
2,058
Of all the topologies of Charge Pump which topology must be used for low power and low mis matching Currents (Up/Down)


Plz help me...
 

If you need a low power design then you will design for low limb currents and then the design will be more sensitive to SPE due to leakage currents at the UP DN current sources. If you can tolerate a larger value of SPE , then go for lower current and source switching type architecture. If you wanna have more idea about other architectures, then go through the paper on CP's by Woghan Rhee.
Regards,
Jitendra Dhasmana.
 

    S

    shady205

    Points: 2
    Helpful Answer Positive Rating
Nice question and interresting reply. Could you please provide the title of the paper of Woghan Rhee ?
 

master_picengineer said:
Nice question and interresting reply. Could you please provide the title of the paper of Woghan Rhee ?
Click to expand...




Design of high-performance CMOS charge pumps in phase-locked loops
Rhee, W.
Conexant Syst. Inc., Newport Beach, CA;
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top