Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
The waveform attached by you is not for a divider but for multiplier, and as i know for "freq multiplier by 2 with 50% duty cycle" digital circuit is not possible ,
if anyone knows it,Please share that ckt...But that should be for 50% duty cycle..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
