Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

current starved inverter

Status
Not open for further replies.
slchen

slchen

Member level 2
Joined
Nov 23, 2005
Messages
46
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
CC
Activity points
1,647
As shown in the following figure, I use current starved inverter as the delay element in DLL design.
May I use the minimum length to deign M2 and M3?
I think they are just switches.
The charging and discharging currents are determined by M1 and M4.

Thanks alot
 

differential inverter

slchen said:
As shown in the following figure, I use current starved inverter as the delay element in DLL design.
May I use the minimum length to deign M2 and M3?
I think they are just switches.
The charging and discharging currents are determined by M1 and M4.

Thanks alot
Click to expand...


hi
i think it depends on some other specs,such as freq, matching, noise performance, and power.
for good noise, i think, the L of these two transistor is not suggested to use the minimum.
good luck
jeff
 
  • Like
Reactions: mhmf

    slchen

    slchen

    Points: 2
    Helpful Answer Positive Rating
    M

    mhmf

    Points: 2
    Helpful Answer Positive Rating
current starved oscillator

What's your operated frequency? The device size will introduce the paracitic cap, and will degrade yout speed.
 

    slchen

    slchen

    Points: 2
    Helpful Answer Positive Rating
transistor current starvation

cswang said:
What's your operated frequency? The device size will introduce the paracitic cap, and will degrade yout speed.
Click to expand...

Thanks for Jeff and cswang.

The speed is 200MHz to 400MHz in 0.13um process.

Another question:

How to reduce the jitter due to supply/substrate noise, if using the current-starved inverter as delay element?

slchen
 

inverter psrr

For noise consideration, L may not to be minimum. To eject supply noise, refer to psrr, should enlarge the ac res from supply to output
 

    slchen

    slchen

    Points: 2
    Helpful Answer Positive Rating
the current-starved inverter

slchen said:
cswang said:
What's your operated frequency? The device size will introduce the paracitic cap, and will degrade yout speed.
Click to expand...

Thanks for Jeff and cswang.

The speed is 200MHz to 400MHz in 0.13um process.

Another question:

How to reduce the jitter due to supply/substrate noise, if using the current-starved inverter as delay element?

slchen
Click to expand...

hi

i think, in your case, the current for such low frequency oscillator is small, so you can use buffer stage to drive your ring oscillator, that is, after the loop filter, you can use a unit gain buffer to drive the oscillator. in this case, the psrr is very good , i think.
good luck
jeff
 

    slchen

    slchen

    Points: 2
    Helpful Answer Positive Rating
use of current starved inverter over inverter

Thanks for jeff and lijianheng.

How about the differential current-starved inverter as shown in the attachment.
I think the PSRR can be improved (compared to the single-ended current starved inverter).

Another porblem:
Which inverter PSRR is better? differential current-starved inverter or symmetric-load differential inverter (Maneatis' type)?

slchen
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top