Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
S1 needs to be analyyzed in dftadvisore . Use report dft check to find out the gate where this failure occurs then you can add this gate in DFT visualizer else in DFTADVISOR DFT mode you can have
analze drc ciol s1-2 ( assuming it is the 2nd S1 violation )
rep drc rule s1-2
for S1 violation when i give "insert test logic -scan on -test on" command then i dont see the S1 violation in dftadvisor control panal . does that mean S1 violation doesnt exit any more
Sometimes , it is just a warning not the error.
And i remember S1 just use "insert test logic -scan on -test on" to deal with and sometimes you should set the test logic cell. And you can check you training book.
You have instructed the tool to add test logic to resolve S1. In the scan inserted netlist also test logic will be inserted. If you don't constrain the test_en(Test pin), you will again get the S1. Constrain it & run the DFTA in scan inserted netlist.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
