Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to use fixed point in fpga design using ISE?

Status
Not open for further replies.

mmoctar

Member level 4
Joined
Feb 12, 2007
Messages
79
Helped
12
Reputation
24
Reaction score
7
Trophy points
1,288
Location
France
Activity points
1,766
I need help about how can I use fixed point in fpga design I'm using ISE, par exemple when I want to use 3.2, when I use real number it can't synthesis it.
 

Re: fixed point in ise

mmoctar said:
I need help about how can I use fixed point in fpga design I'm using ISE, par exemple when I want to use 3.2, when I use real number it can't synthesis it.

You may consider the fixed point as a normal binary representation.
for example:
if you want to represent 10.75 then do as follow
10 = 1010
.75 = 0.11
the whole rep. is:
6.2 unsigned

which means:
001010.11
but in FPGA you may consider it as:
101011

if you want to multiply the current value by 2 then
101011 x 10 = 01010110
becasue the rep. is 6.2 unsigned then:
the next value is:
010101.10
 

    mmoctar

    Points: 2
    Helpful Answer Positive Rating
Re: fixed point in ise

I'm using xilinx fft core, all my inputs don't have std_logic_vector(integer) but the core use then like fixed point and I don't if the result is true cause the outputs are fixed point, but I know the different part of the outputs.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top