Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
SOP USES NAND NAND implementation... where as POS uses NOR NOR implementation...since NAND gates are faster than NOR gates SOP is preffered over POS>>>
In cmos implementation of NAND gates two PMOS are in parallel... whereas in NOR gate two PMOS are in series...since PMOS is slower due to lower hole mobility...NOR gates are slower...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
