Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Search synopsys' site for CCSM description. It is just a way of modelling gate delay and output slew. Previously it was done by look up tables indexed by input slew and output load. Recently, need for more accuracy drove synopsys and cadence to move toward models where gates are represented as current sources ...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
