Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is this circuit ?

Status
Not open for further replies.
K

kenddo

Newbie level 6
Joined
Dec 5, 2005
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
CN
Activity points
1,357
hi all, can anyone tell me what the ckt is posted below? i've seen it many times in different project . thanks
1_1173680785.jpg
 

Re: what the ckt is?

kenddo said:
hi all, can anyone tell me what the ckt is posted below? i've seen it many times in different project . thanks
1_1173680785.jpg
Click to expand...

question is not clear..
can u give some more expalanation and total circuit diagram???
 
Last edited by a moderator:

Re: what the ckt is?

maybe this is a reset circuit
when powering up, the voltage which be RC filtered and inverted is used to reset other circuits
 

what the ckt is?

It should be a ESD protection circuit. The right MOS size is very large? And the RC and Inverter is a ESD zap detect circuit.
 

what the ckt is?

It's RC based ESD power supply clamp. When ESD event is occured, this ckt shorts VDD and GND rails.
 

what the ckt is?

Its a VDD-to-Vss ESD protection circuit. RC control the trig-on time of the NMOS.
 

what the ckt is?

It is VDD to VSS ESD protection Circuit

Added after 3 minutes:

It is VDD to VSS ESD protection Ckt . It is Power IO which protects Supply variations in to core part .
Based up on ur RC value.
 

what the ckt is?

It is a VDD-to-VSS RC gate-coupled ESD circuit.
When ESD zaps from VDD to VSS, node at RC delays by the RC time constant, which is still low when VDD is already high, then the inverter can output a full H to turn on the final NMOS to discharge the ESD current from VDD to VSS and after RC time constant, the inverter outputs L and shuts off the NMOS to complete the function.
 

    K

    kenddo

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top