Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to estimate the required buffring for a clock after place and route?

Status
Not open for further replies.
A

alzomor

Advanced Member level 2
Joined
Jun 9, 2005
Messages
674
Helped
39
Reputation
78
Reaction score
8
Trophy points
1,298
Location
Germany
Activity points
6,406
Hi

Is it possible to do Clock tree synthesis "CTS" for vertix-4 FPGA using Xilinx ISE ?
And if possible How to do it?

How to estimate the required buffring for a clock after place and route?

Salam
Hossam Alzomor
www.i-g.com
 

Re: Clock tree synthesis

alzomor said:
Hi

Is it possible to do Clock tree synthesis "CTS" for vertix-4 FPGA using Xilinx ISE ?
And if possible How to do it?

How to estimate the required buffring for a clock after place and route?

Salam
Hossam Alzomor
www.i-g.com
Click to expand...

In case of FPGA you can not do CTS, It is purely an ASIC part. Clock Routing resources are already available inside the FPGA. However You can select the low skew lines for your clock signal while doing synthesis with ISE. Low skew lines are specifically provided in the FPGA fabric for clock and other critical signals.

Salam
 

    A

    alzomor

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top