Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can someone recommend some papers on charge pump design?

Status
Not open for further replies.
H

holddreams

Full Member level 6
Joined
Aug 2, 2005
Messages
351
Helped
15
Reputation
30
Reaction score
7
Trophy points
1,298
Location
Shanghai
Activity points
4,237
charge pump design

Can someone recommend some papers/materials on charge pump design?
The charge pump will be used to generate a higher voltage compared to the input voltage.

Thanks.
 

charge pump circuit design

[1].J.Maneatis et al.,”Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL,”IEEE J.Solid-State Circuits,vol.31, pp.1795-1803,Nov.2003.
[2].Ian A.Young,”A PLL Clock Gernerator with 5 to 110 MHz of Lock Range for Microprocessors,”IEEE J.Solid-State Circuits,vol.27, pp.1599-1607,Nov.1992.
[3].L.Dai and R.Harjani,”CMOS Switched-Op-Amp-Based Sample-and-Hold Circuit,” IEEE J.Solid-State Circuits, vol.35,No.1, pp.109-113,Jan.2000.
[4].Mohamad El-Hage and Fei Yuan,”Architectures and Design Considerations of CMOS Charge Pumps for Phase-Locked Loops”
[5].R.C.chang and L.C.Kuo,”A new Low-Voltage Charge Pump Circuit for PLL”,IEEE International Symposium of Circuits and Systems ISCAS, Switzerland, pp.701-703, May 2-5,2000.
[6].J.Maneatis,”Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,”IEEE J.Solid-State Circuits, vol.31, No.11,Nov.1996.
[7].W.Rhee,”Design of High-Performance CMOS Charge-Pumps in Phase-Locked Loop,”in Proc.ISCAS,vol.1, pp545-548,1999.
[8].Esdras Juarez-Hernandes and Alejandro Diazsanchez,”A Novel CMOS Charge-Pump Circuit with Positive Feedback for PLL Applications,”in Proc.ICECS, vol349-352, 2001.
[9].Jae-Shin Lee et al.,”A Charge Pump with Perfect Current Matching Characteristics in Phase-Locked Loops,” in Electronics Letters,vol.36,pp.1907-1908,9 nov.2000.
 

    H

    holddreams

    Points: 2
    Helpful Answer Positive Rating
latest ieee papers of charge pump

Joestar said:
[1].J.Maneatis et al.,”Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL,”IEEE J.Solid-State Circuits,vol.31, pp.1795-1803,Nov.2003.
[2].Ian A.Young,”A PLL Clock Gernerator with 5 to 110 MHz of Lock Range for Microprocessors,”IEEE J.Solid-State Circuits,vol.27, pp.1599-1607,Nov.1992.
[3].L.Dai and R.Harjani,”CMOS Switched-Op-Amp-Based Sample-and-Hold Circuit,” IEEE J.Solid-State Circuits, vol.35,No.1, pp.109-113,Jan.2000.
[4].Mohamad El-Hage and Fei Yuan,”Architectures and Design Considerations of CMOS Charge Pumps for Phase-Locked Loops”
[5].R.C.chang and L.C.Kuo,”A new Low-Voltage Charge Pump Circuit for PLL”,IEEE International Symposium of Circuits and Systems ISCAS, Switzerland, pp.701-703, May 2-5,2000.
[6].J.Maneatis,”Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,”IEEE J.Solid-State Circuits, vol.31, No.11,Nov.1996.
[7].W.Rhee,”Design of High-Performance CMOS Charge-Pumps in Phase-Locked Loop,”in Proc.ISCAS,vol.1, pp545-548,1999.
[8].Esdras Juarez-Hernandes and Alejandro Diazsanchez,”A Novel CMOS Charge-Pump Circuit with Positive Feedback for PLL Applications,”in Proc.ICECS, vol349-352, 2001.
[9].Jae-Shin Lee et al.,”A Charge Pump with Perfect Current Matching Characteristics in Phase-Locked Loops,” in Electronics Letters,vol.36,pp.1907-1908,9 nov.2000.
Click to expand...

These papers are more for PLLs than for Charge Pumps.
 

    H

    holddreams

    Points: 2
    Helpful Answer Positive Rating
charge pump with only diodes and caps

There are bugs with file attachment. Give me ur email and i'll send u some articles.
Regards.
 

    H

    holddreams

    Points: 2
    Helpful Answer Positive Rating
low voltage cmos dickson charge pump circuit

There are many types of charge pumps:

From a circuit designer's view,
1. Charge pump of Dickson's: Ancient and traditional. First proposed by Dickson in 1976, implemented by diode & cap. Many improvements were proposed by changing the diodes to switches. ( J.T. Wu, Y. Moisiadis ... etc )

2. Charge pump based on voltage doubler: Looking for the authors like M.S. Makowski, J. A. Starzyk, J. C. Wu, and P. Favrat.

3. SC Converter for Power electronics: In fact, all the charge pumps can be seen as a sub-set of SC Converter. However, first one proposed the concept delivered his ( in fact, their ) paper in 1990, whereas the Dickson's charge pump has been around for a long time. The idea was first proposed by Japanese for DC-DC converters, then be extended to AC-DC, DC-AC, and AC-AC.
Adrian Ioinovici wrote an introductory paper on IEEE Circuits & Systems Magazine 2001.

So, which subject are you going to dig in?
 

    H

    holddreams

    Points: 2
    Helpful Answer Positive Rating
how to design charge pump

The papers suggested by joestar are good papers - some of them cover charge pump design in detail. Also, don't forget to look up the references in those papers for further leads.
 

    H

    holddreams

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top