Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what are delay cells.when they are used in the ASIC Flow.

Status
Not open for further replies.

pandit_vlsi

Member level 3
Joined
Feb 15, 2006
Messages
62
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Location
b'lore,india
Activity points
1,816
hi
what are delay cells.when they are used in the ASIC Flow?.
why we dont use them in Synthesis stage?.



regards,
pandit.
 

Re: what are delay cells.when they are used in the ASIC Flow

Delay cells are used for inserting delays in the Hold time violating paths inorder to fix hold violations.

Usually they are inserted in the ASIC design after routing, to fix hold violations.
 

Re: what are delay cells.when they are used in the ASIC Flow

how are they diffrent from any normall cells.
 

Re: what are delay cells.when they are used in the ASIC Flow

The Transistor cell schematic of a normal buffer cell and that of a delay cell will vary in such a way that the Delay cell will have constant delay.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top