Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is library recovery time

Status
Not open for further replies.
T

tarkyss

Full Member level 6
Joined
Aug 1, 2005
Messages
340
Helped
26
Reputation
52
Reaction score
8
Trophy points
1,298
Location
China
Activity points
4,162
library recovery time

when using report_timing in pt_shell or dc_shell
what is library recovery time?
in the report i got, the library recovery time is -300ns
why? what can cause it?
thanks
 

library recorery time

How could you see library recovery time in report_timing , i mean what command you used ??

Added after 4 minutes:

yeah got it you have latches in ur design when you report_timing with delay_type max you can also see library recovery time in the report
 

library recovery time

Recovery time specifies the minimum time that an asynchronous control input
pin must be held stable after being de-asserted and before the next clock
(active-edge) transition.
Code: 
                      _________________                     
   reset        _____|                     
                     |recovery|               
                               ______          
   clock       _______________|
usually the recovery time specified in u r standard sequential cell of u r technology.

i think u r reset tree is not properly buffered in the APR tool because the path is not properly constrained.

Regards,
dcreddy[/quote]
 

    T

    tarkyss

    Points: 2
    Helpful Answer Positive Rating
library recovery time

dcreddy1980,thank you very much
how can i constrain my reset?
dr.farnsworth
i use report_timing only, no other opt
 

tarkyss said:
dcreddy1980,thank you very much
how can i constrain my reset?
Click to expand...

Hi,

for the initial synthesis, set input delay on the reset port w.r.t clock and try buil up a reset tree in the APR tool and this should eliminate u r recovery violations.

the only thing which u have to do is set_input_delay 1.0 [get_ports reset]

and the rest of the things will be done in teh APR.

Regards,
dcreddy
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top