Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Converge problem in latch circuits

Status
Not open for further replies.
0

020170

Full Member level 4
Joined
Jan 31, 2005
Messages
231
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
2,221
When I simulation only one latch circuit, I have no converge problem and I can get reasonable result.

But I simulated many latch circuits by using hspice, I often don't get any result because of converge problem.

Sometimes, simulation is working properly, amazingly. but resulting waveform is weird.

Is there any one who have same problem like me?

How can I solve this problem?

thanks.
 

sometimes we can try to use a pwl input wave to solve the converge problem , maybe. for example,
v0 vdd 0 pwl 0 0 1u 3.0
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
To solve the DC converge problem in latch circuits , use command "noseset" to set one of the cross-couple nodes to power or ground.
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
You need to give an initial condition for the output node.

Ex.
.ic V(out)=0
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
using PWL source can solve, because ur latch's inital is uncertainty, hspice can't find the converge solution

stoned
best regards
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
most probablt PWL signal will spve ur prob. othrwise try to play with abstol reltol values
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top