Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

system level simulation and design question

Status
Not open for further replies.
N

nijMcnij

Full Member level 1
Joined
Dec 6, 2005
Messages
97
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,288
Activity points
2,167
hello all,

i am about to start work on an charge redistribution SAR ADC, however, i would like to do the so called system level simulations in Matlab/Simulink.

can someone please shed some light on this matter, maybe provide a reference also.

many thanks
 

firstly u need to really understand the architecture...

Then every component in SAR need to drawn a block....the comparator, DAC and S&H ciruit.

I beleive in MAtlab all these block has already there....Sample and Hold is under sample circuit

Connect them all. double click on the block...and play with the parameter untill u achieve your spec...

Use that value as a guideline when u go down to the transistor level then....
 
thanks suykri for your reply,

unfortunately , i was told to conduct the system level simulation using verilogA.

i know a bit about verilog, and i checked the cadence verilogA reference guide, the syntax is the same, but yet i am a bit clueless as to how to simulate capacitors and resistors and transistor switches.

do u have a nice tutorial with some worked examples to get started on this thing?

many thanks
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top