Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
key bouncing can be sean on oscliscope or Logic analyzer .
if you press a key -just once- you will see on the Logic analyzer more than one pulse.
to over come this you had to use a low pass filter , you can just out a capacitor to gound to filter the small pulses wich follows the main pulse.
In SW you can make a time window after the 1st pulse in which stop reading.
hai
from the above answer,i hope that u understod what a key debounce is.it happens due to the mechanical aspects of the key.
what we normaly do to eliminate this(in software) we check the key status first,then will provide a delay of 20 ms (normaliy we keep pressing the key for more than 20 ms), and again read the key status.if we are getting the same value,we will take it as the key is pressed.this way we can eliminate the key debounce.
As explained above, In a digital circuit, You need to have a better or let me say accurate pulse for triggering, clocking etc. the switch being a mechanical device has a tendency of bouncing several times when you push or press it. This can cause noise which is a problem in digital circuits so you have to come up with a method to stop this unwanted "spikes" caused by the switch.
You can use an RS- FLIP FLOP also called(SR-Flip Flop) to eliminate such problem. You can use the '279 "quad SR latch" It gives you four of them into one package.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
