Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to write a program use openvera?

Status
Not open for further replies.
S

sansprint

Junior Member level 2
Joined
Sep 1, 2005
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,500
can anyone tell me how to write a program use openvera? i have study its language manual,but i really find it very difficult to learn ,so can anyone help me ?or give me an simple example? thank you very much!:|:|:|:|
 

why not anyone help me ?:cry::cry:
 

sansprint said:
why not anyone help me ?:cry::cry:
Click to expand...

Hi,
I for sure don't understand why you can't simply take examples from $VERA_HOME or $VCS_HOME and run it yourself. You said English is a problem, but why do you need so much English to run a VERA code?

Anyway here is a stupid example:

Code: 
// my first program
#include <vera_defines.vrh>

program hello {
  printf("hello \n");
}

This by no means is the true usage of VERA.

Good Luck
Ajeetha
www.noveldv.com
 

    S

    sansprint

    Points: 2
    Helpful Answer Positive Rating
thanks for your advice! i said my english is poor means i usually can't understand the language manual and some datum very good!
when i write a verification ,do i must define interface ,port and bind at first ?

Added after 4 minutes:

and when i compile, if i verification a program based on verilog ,or only an program write vera their commands differ a lot ,but i can't differ clearly ,can you help me ?
you said :$VERA_HOME /examples ,where is it ?thank you !
 

Hi,

sansprint said:
thanks for your advice! i said my english is poor means i usually can't understand the language manual and some datum very good!
when i write a verification ,do i must define interface ,port and bind at first ?
Click to expand...

This is precisely why I prefer not to discuss this topic in great detail here in this forum, slowly this discussion will grow into a full blown VERA tutorial, which is usually done by SNPS for atleast 1 full day!! Neither I'm such an expert to guide you properly, honestly.

If you are really serious about mastering VERA, here is my recommendation:

1. Try and get a SNPS sponsored course and attend it in local language if possible.
2. Which tool do you use? VERA or VCS?


and when i compile, if i verification a program based on verilog ,or only an program write vera their commands differ a lot ,but i can't differ clearly ,can you help me ?
Click to expand...

Why don't you call local SNPS support? They should help you with use model issues, forums like these will be for specific doubts IMHO.

you said :$VERA_HOME /examples ,where is it ?thank you !
Click to expand...

Answer this Q first: Do you use VERA or VCS? In any case, look for examples in the installation tree.

Good Luck
Ajeetha
www.noveldv.com
 

    S

    sansprint

    Points: 2
    Helpful Answer Positive Rating
hi aji_vlsi:thank you very much!
i have find $VERA_HOME,but when i find it ,i feel they are very difficult ,the easiest one is pci,and when i see its readme ,it's compile step make me confused.
at first ,i want to write a verilog programe and use openvera to verificate it ,but when compile it ,it create a .vr file,from then on ,i don't kown what can i write into .vr file.and then ,i see the examples,they are vip,they are so different from a simple program write by openvera. these are my understand, there are a lot of errors,please point out!:D

you say:
Why don't you call local SNPS support? They should help you with use model issues, forums like these will be for specific doubts IMHO.
but in my city ,there is no local SNPS support,this is a really problem
,and there is no one kowns openvera around me ,:cry::cry::cry:

you help me so much ,i really feel very inspired!thank you so much!

Added after 1 hours 1 minutes:

at present ,i use vera, an chinese friend told me i should install vcs ,if i want to use vip i should install designware also
 

Hi (What name are you called by?),

Asked a local VERA expert, here is some info.
See $VERA_HOME/examples/vug_examples - they are from VERA User guide, along with the user guide these examples, arranged chapter wise is the easiest way to get started.

Let me know if that helps. At this point don't complicate it with VIP etc.
ajeetha said:
Why don't you call local SNPS support? They should help you with use model issues, forums like these will be for specific doubts IMHO.
Click to expand...
but in my city ,there is no local SNPS support,this is a really problem
,and there is no one kowns openvera around me ,:cry::cry::cry:
Click to expand...

Which city are you in? I know SNPS has Shanghai & Beijing offices, anyway email support is available across world! Use Solvnet.synopsys.com also.

you help me so much ,i really feel very inspired!thank you so much!
Click to expand...

Thanks for the kind words, it will be more fruitful if you ask more specific queries after reading manuals, trying these examples first.

Good Luck
Ajeetha
www.noveldv.com
 

[/quote]

Which city are you in? I know SNPS has Shanghai & Beijing offices, anyway email support is available across world! Use Solvnet.synopsys.com also.

i am in hefei ,did you heard of it ?
which country are you come from?can we use qq or msn exchange ideas?because in this way cost a lot of time .
 

you can document vera_lrm.pdf
 

i have read language lrm,refer to openvera i feel better now .when i see the examples, i find their files are very oddness,many .v files not exist,so why can be in this way?
 

when i translate and edit my program ,it usually tell me my .vrh files exist many errors ,other files not exist any errors,how can this instance happen?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top