Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

biasing networks for Internally Matched Power FETs

Status
Not open for further replies.
footprint

footprint

Member level 5
Joined
May 5, 2004
Messages
85
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,288
Activity points
596
How to design biasing circuit for Gate_source (Vgs)? can anyone give me a hand or example?I mean how to consider the value of Vgs!
 

By DC tracing, you can get the Vds for your amplifier. You can trace the V-I curve using either simulator or some GRIB controlled power subpply. Vgs is determined by class of operation of the amplifeir and/or maximum Ids.
 

    footprint

    footprint

    Points: 2
    Helpful Answer Positive Rating
boy said:
By DC tracing, you can get the Vds for your amplifier. You can trace the V-I curve using either simulator or some GRIB controlled power subpply. Vgs is determined by class of operation of the amplifeir and/or maximum Ids.
Click to expand...
Do you have any example for this? The datasheets have gived the Vds and Ids,but with Vpmax , Vpmin and Vptyp,but I still don't know how to consider value of Vgs....................can you tell me how to?
best regards!!!!!
 

If you have a FET model , ( a good model) youcan use ADS to do DC tracing. if you dont have, you need two power supply, ampmeters and votlmeters. (all with labview interface or something that you can use computer controll). Connect a DC supply to Gate and a DC supply to Drain with an ampmeter. Then, you very Vgs at the DC Gate supply and vary Vds at the DC Drain Supply, plot the VI cure. If you use labview, you can automate this process and see a nice V-I curve in your computer.
 

    footprint

    footprint

    Points: 2
    Helpful Answer Positive Rating
Thank a lot,but I havn't much experience. I have to design a PA of C-and, I try to use Power GaAs IMFETs,but I don't know how to consider the gate bias Vgs.(The Vdd is given in the datasheet)
Can you give me an example for this?
best regards!!!
 

Please see the diagram
 

    footprint

    footprint

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top