Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
yes this is obvious because during place and route, the hold time (time before which the data remains to be valid after the arrival of the clock pulse) voilations can be matched and changes can be made to the specifics.routing is imporant as it determines the wire length and which component to which floor has to connected.
Place and route is very important as it plays a very imporant role in determining the excat place where the component has to placed during the post synthesis procedure. so depending on the place where the components are placed the hold time violations can be avoided.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
