Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The relationship beetween Ids and Vbs in Bulk-Driven Currnet Mirror

Status
Not open for further replies.
V

VictorWu

Newbie level 5
Joined
Feb 1, 2021
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
74
The author of the paper Wide Current Range and High Compliance-Voltage Bulk-Driven Current Mirrors: Simple and Cascode wrote that “Concerning the output transistor M2, if the output voltage (drain of M2) rises, the output current starts to increase. As a result, bulk of M2 (also M1) increases which in turn makes the gate voltage to decrease, the output current then decrease to the original value.”
I don't know why. I would really appreciate it if someone could explain it for me!
1655779016211.png
 

Sort by date Sort by votes
Hi,

If question is related to bulk-related stuff (you mean about transistor design), no idea.

I'm sure you know that it's just an OA current source (sink): I-in is Vref, so if I-out doesn't match voltage of Vreg, OA will drive gates more or less to see no voltage difference at its inputs.
 
Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top