Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Phase Noise vs DFE Sampling Frequency

Status
Not open for further replies.
N

noori.re

Member level 1
Joined
Sep 19, 2011
Messages
33
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Dresden, Germany
Activity points
1,557
I know that my question is very general but is there any article that can explain the relation between phase noise and sampling frequency in the digital front end of a Bluetooth receiver?
Thank you.
 

Sort by date Sort by votes
not sure of an article. if you undersamled you would fold over two noise sources potentially, and phase noise would go up 3 or 6 db, depending on if they were correlated or not
 
Upvote 0 Downvote
if you are under-sampling then the phase noise due the sampling clock will increase by 6dB per octave increase in sampling harmonic.
i.e harmonic 1 +6dB, harmonic 3 9.5dB
Phase noise of a source increases by 20*log( f2/f1)
That is just phase noise as biff44 says you need to account for noise folded into your passband by the AD converter
 
Upvote 0 Downvote
Thank you. both responses were useful. Anyway, I will be thankful if there is an article (or Matlab code) that I can do an example to get it deeper.
 

Upvote 0 Downvote
A search for AD converter phase noise will bring up plenty of papers on the subject.
 
Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top