Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Other end arrival time

Status
Not open for further replies.

guptya

Newbie level 3
Joined
May 6, 2020
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
27
I am getting zero as other end arrival time in the report generated by tempus tool of my design.What could be the main problem and how to resolve this?
 

more details needed. is this a flop to flop path? is the clock already implemented during CTS? is clock propagated?
 

I haven't done CTS till now.
I am attaching an image of the report generated,kindly look into it and help resolve this issue eda_img.PNG
 

Judging from your timing report, your clock network latency is still ideal.
You need to propagate your clock after CTS.
 
  • Like
Reactions: guptya

    guptya

    Points: 2
    Helpful Answer Positive Rating
Judging from your timing report, your clock network latency is still ideal.
You need to propagate your clock after CTS.

this.

also familiarize yourself with the timing debug tool, it is very helpful to visualize all these delay categories and where the numbers come from.
 

Post CTS also,I am getting other end arrival time to be zero.I have attached the image.Kindly look into it.post cts timing.PNG

OK,thanks for the reply
But can you share some resources to get info. regarding this.
 

Post CTS also,I am getting other end arrival time to be zero.I have attached the image.Kindly look into it.View attachment 159231

OK,thanks for the reply
But can you share some resources to get info. regarding this.

you need to propagate the clock. that is all.
 
  • Like
Reactions: guptya

    guptya

    Points: 2
    Helpful Answer Positive Rating
Ok,Thanks for the reply
I have added set_clock_latency in sdc and got the result
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top