Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

can some one to explem the start up procee of vertex chip?

Status
Not open for further replies.
W

wolfzou

Newbie level 3
Joined
Dec 7, 2004
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
58
i have doneload the fpga configuration file to my xcv150 chip,and the done pin drived high.but it didn't work as i need. i think may be the chip hasn't reset it propely, maybe i should reset it once more when the gsr signal is asserted.
can someone give some usefull advice?
thanks!
 

Re: can some one to explem the start up procee of vertex ch

Hi,
I'm assuming that you have a reset signal connected to the PROGRAM pin of the FPGA (and EPROM reset). If this is the case check if you don't have glitches on that reset signal. Also check if DONE is not shorted with some other stuff (making you think that the FPGA has waked).

AMCC
 

    W

    wolfzou

    Points: 2
    Helpful Answer Positive Rating
Re: can some one to explem the start up procee of vertex ch

hi,AMCC. thanks for your reply.i got it .there is gliches on the done pin.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top