Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

24V single ended to diffential buffer

Status
Not open for further replies.
F

flote21

Advanced Member level 1
Joined
Jan 22, 2014
Messages
411
Helped
1
Reputation
2
Reaction score
3
Trophy points
1,298
Activity points
5,595
Hello guys!!!

I have to design a signal conditioning circuit to buffer 24V square single ended signal con convert them into differential signaling. The maximum working frequency is 9 KHz. And I ma wondering if there is an IC solution with all of these functionalities...

PS: I need to buffer 6 digital square signals.

Thanks in advance!
 

Hi,

What is the differential signal voltage level? 24V too?

Look for OL7272...if it fits your needs. There are similar others, but i don't have part names in mind.


Klaus
 
Hi guyss!!

Thanks for the answers!!

Yes i am looking something exactly like OL7272 or ET7272 but I dont know where to buy them...Providers like Digikey, mouser, RS-Online or Farnell dont have this part in stock...Anyboady know where can i buy this part and the price (aprox.)?

Thanks!
 

A 7272 pin compatible devices with four drivers per package come from Avago and iC-Haus. There is the .

Enjoy your design work!
 

The one from AVAGO (AEIC-7272-S16) fits perfect and I can also find it in RS-Online. however reading the datasheet it is not clear for me the VCC_BIAS pin and the ENABLE pin. What do they exactly mean? Is it possible to supply the VCC_BIAS with 24V too or maximum are 5V? Respecting to ENABLE pin, It it possible to control the enable pin with 24V too, or Would I break the component?

thanks in advance!
 

According to the data sheet, there in an internal regulator which supplies the internal logic with min. 3-3.3V. And Vcc Bias can be 3.5V to 30V. The output driver are connected to VccD, which can be 4.5V to 30V. The ENABLE pin activates all driver when it's input level is below 0.8V(active low). What is not specified in the data sheet is the maximum high level input voltage at Ain, Bin, Cin, Din and EN-. To be save I would use 5V as a maximum or have Avago confirming the Vihmax level.

Enjoy your design work!
 

I will ask to the manufacturer then.

Thank!!!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top