Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] general questn about synthesis

Status
Not open for further replies.

cyrax747

Full Member level 3
Joined
Nov 8, 2012
Messages
167
Helped
13
Reputation
26
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,494
Hi

Normally rtl written in verilog or vhdl is synthesized and carried forward till chip fabrication in ASIC.But some times code is also written in embedded c or c++ langauges,How does this code get synthesized and moved forward till chip fabrication?
 

But some times code is also written in embedded c or c++ langauges

C/C++ for hardware modelling? Where did you get this info?
I have never heard about it!
I think you are confusing b/w hardware modelling using hardware descriptive languages and writing code for embedded systems using C/C++.

A piece of sw. code written in C/C++ may reside within the memory of an embedded system. The hardware, which was already designed using HDLs (Verilog or VHDL), executes the code from the memory. This piece of code is sometimes called the firmware. The hardware + firmware together constitutes an embedded system.
 
Last edited:

I understood what "dpaul" has said,my doubt was cleared and again doubt raised ,by jbeniston's reply.I think use of c and c++ ,we can synthesize code and go ahead to chip fabrication.
 

Yes, you can use the above tools to synthesize C to Verilog, then use standard ASIC flow from there.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top