Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me with biasing of npn push-poll stage

Status
Not open for further replies.

MHML

Junior Member level 1
Joined
Jun 16, 2004
Messages
15
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
89
push-poll stage

please help me for biasing of all npn push pooll stage
This mean's that all of transistors must be npn.
Also output stage maked with power transistors (with low beta)
 

push-poll stage

I think the structure in opamp will be useful.
 

    MHML

    Points: 2
    Helpful Answer Positive Rating
Re: push-poll stage

In attachment there is a very classic schematics of NPN output stage with
thermal coupled biasing. Q1, Q3 and Q5 should be mounted on the same heatsink.
The resistors values depend on the power and transistors used.
Whis R1 you trim the output stage biasing current trading between minimal current and minimal signal distorsion.

Varuzhan
 

    MHML

    Points: 2
    Helpful Answer Positive Rating
Re: push-poll stage

The above circuit is wrong. Q4 should be PNP type.
Question: what kind of signal you want to apply to input? Is it square wave or analog audio signal?
 

    MHML

    Points: 2
    Helpful Answer Positive Rating
Re: push-poll stage

Yes, I am sorry, corrected file in attachment.

Varuzhan
 

Re: push-poll stage

I am sorry again. First for twice attachment of the same file and second because the schematic contains one PNP transistor.

Varuzhan
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top