Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

resistor layout problem in LVS part

Status
Not open for further replies.
A

arkeint

Newbie level 6
Joined
Sep 27, 2012
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
philippines
Activity points
1,358
when I run LVS it always gives this error in the view output window and the error summary window would not pop out. I dont understand why it says it cant layout top block

5638238900_1375896050.png


<a title="resistorlayoutlvs.png" href="http://obrazki.elektroda.pl/5638238900_1375896050.png"><img src="http://obrazki.elektroda.pl/5638238900_1375896050_thumb.jpg" alt="resistorlayoutlvs.png" /></a>
 

Maybe it is problem of model file are corrupt.
 
I would guess below of these may be a reason,
1. In the Hercules lvs run, Lib name from where the "TEST" cellView is being called.
2. Also please check your cds.lib whether the techLib is attached to the library or the techLib is present in the cds.lib
3. We can also try by doing "Check-and-Save" for schematic view before running a LVS run
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top