Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Interrupt help need with 8051!!!

Status
Not open for further replies.
P

paddy_p

Member level 2
Joined
May 31, 2012
Messages
47
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Mumbai India
Activity points
1,669
Hello!!!!!!!!!

I am using interrupts of p89v51rd2 and the signal which i am getting as an input is active high.

I have not used the NOT gate in between.

Is there any alternative to get it done?

Thanks,
paddy
 

which interrupt u r using?? and i would lyk to tell you that by default all the pins of p89v51rd2 are sets to active high (5v).
 

first of all descirbe your whole problem dude. no one is getting you...what you exactly wants?
 

paddy_p said:
I am using interrupts of p89v51rd2 and the signal which i am getting as an input is active high.

I have not used the NOT gate in between.

Is there any alternative to get it done?
Click to expand...


I would suggest you post your code using code/syntax tags accompanied by a detailed explanation of what your intend results should be.


BigDog
 

paddy_p said:
Hello!!!!!!!!!

I am using interrupts of p89v51rd2 and the signal which i am getting as an input is active high.

I have not used the NOT gate in between.

Is there any alternative to get it done?

Thanks,
paddy
Click to expand...

Hi Paddy,

Well actually your question it self is a big question to understand.
But anyways, If possible do explain your task once again.
And as I've got a bit of your question, I suggest you to use rising edge trigger interrupt for your problem.
refer datasheet and you'll get the solution on how to do it.
 
Thank you for suggestions!!!!!!!!!!

I have used the transistor to invert the signal and problem is resolved.

thanks

Hello jigar,

i have checked the datasheet but didn't found anything.
Can you please tell me how to set it to positive edge trigger.

thanks
paddy
 

Well to use it, the condition is : In edge-triggered interrupts (I am sorry that's edge triggered not positive edge trigger), The external source must be held high for atleast 1 machine cycle, and then held low for at least 1 machine cycle.
In short a H to L pulse is needed for that.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top