Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Fan out and Effective fan out

Status
Not open for further replies.
S

SherlockBenedict

Member level 4
Joined
Dec 26, 2011
Messages
77
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,870
Is there any difference between fan out and effective fan out?

Is fan out = Cout (or) Cout / Cin?

thanks a lot.
 

Lets say you want to find out the delay of a gate :
The delay of a gate consists of two components. One is the parasitic delay p (intrinsic delay of the gate and can be found out by considering the gate driving no load) and the other component is the stage effort f.
Hence the delay d = f + p

Again, the effort is divided into two components :
Logical Effort g (Fanout) - The ratio of input capacitance of a given gate to that of an inverter capable of delivering the same output current. This does not take the load into account.
Electrical Effort h (Effective Fanout) - The ratio of input capacitance of a load to that of a gate.

Hence f = g*h and d = (g*h) + p.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top