Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to handle scan stitching with low power design technique

Status
Not open for further replies.

kothandapani

Junior Member level 3
Joined
Apr 16, 2012
Messages
30
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
Chennai
Activity points
1,501
Hi,

While scan stitching how I come to know that scan stitching to be handled with low power technique?
If I simply stitch all the design flops in a allocated scan-in and sca-outs but this has to be taken care with low poer techniqe.
How to handle such scenario? Please any one clarify / describe on this. I am very new to this low power design techniqe in DFT.
 

Hi,
Thanks for the updates.
I am seeing some technique but which one is hte widly industry used approach?

ATPG and X-Filling Techniques
Low-power Test Vector Compaction
Shift Control Techniques
Scan Cell Ordering
Scan Architecture Modification
Scan Clock Splitting
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top