Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to apply external signal to simulate jitter of PLL?

Status
Not open for further replies.

wolf001

Junior Member level 2
Joined
Sep 9, 2004
Messages
22
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
shanghai,china
Activity points
172
How to apply external signal to simulate jitter of PLL? Could anyone tell me?Thanks.
 

One way is to add small pulse to power.
 

    wolf001

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top