Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Signal Integrity analysis in Cadence Allegro 16.5

Status
Not open for further replies.
K

karthikss42

Junior Member level 3
Joined
Aug 23, 2011
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
India
Activity points
1,461
i want to do some signal integrity analysis work for printed circuit board.so please give some various simple board file(.brd) for Signal Integrity analysis using cadence 16.5.
help for my carrier.
thank you.
 

Re: allegro cadence 16.5

Hi,

you can use a simple ethernet transciver circuit for signal integrity analysis. Here is the circuit
Transciver_ethernet.jpg


TLK2201b datasheet and IBIS model is available on

Serializer, Deserializer - Gigabit Ethernet/Fibre Channel Transceiver - TLK2201B - TI.com


Hope it will be helpfull
 

Re: allegro cadence 16.5

Do you know what is Signal Integrity ? if not I suggest you to read some good books and threads in this forum. Then draw your own simple topologies in Sig Explorer and play with settings. Then attempt on a an actual board. Else you will only be looking at waveforms- whose significance you may not be aware..
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top