Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
checking formality
I need to use Formality to verify a module using DesignWare DW_div_pipe.
Source code in my RTL like the following.
parameter TC = 0 ; // unsigned
parameter REM = 1 ; // remainder
parameter STAGES = 4'd10 ; // total stage
parameter STALL = 1 ; //...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
