Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
My project is to design 60nm p-well CMOS using Synopsys TCAD s/w. I have designed 180nm and 90nm successfully, bt since i dont have the exact parameters for the 60nm, m stuck.
Can u pls help me??
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
