Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: fomality problem
You must pay attention to the constant register that be removed by DC. The removed registers may cause many failing points, but in the module level it is easy for the tool to analysis RTL code and no error occurs
Re: question about cts
it is determined by you register number. if one stage clock buffer can drive 12 clock buffer node, you can computer how many stages it needs to drive the registers in your design.
I think: there is no difference .
sign-off sta must be post-layout sta. When layout is done , the spef parameter file is extracted and the sta is done to decide whether the layout is timing ok for tapeout.
what is the post-layout sta aim to do is also to determine whether...
scan insertion mentor
synopsys's scan insertion tool: dft compiler, bsd compiler is easy to use, but synopsys's membist tool is rather bad, just better than do it manully. Mentor's membist tool: memory Architecture is really excellent and its scan chain generator :fast scan is also excellent ...
before CTS, the clock is ideal for all flip-flops so that the result is not precise. After CTS you should add set_propagated_clock in the sdc file to specify the real clock network latency for all clocks.
at first you should have memory's timing model, and in common it is in the .lib file of your memory. Then you can check the timing of the register linked to the output of the ram to find the read timing .