Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Urgent Question
Hello there!
I am trying to write a verilog code for a register file and also a test bench but I
run the simulation it gives me error in test bench:
Lv RA,RB,RW,WriteEnable and BusW cannot be anet.
could any one help me?
this is the code
module reg_file(clk, rst, RA, RB, RW...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
