Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, everybody:
I met a trouble when reading the protocols of SDH -- that is I didn't find any rule about the format of DCC in the SOH thruout the protocols.
I want to ask:
Is there a uniform DCC format for diff SDH devices ? Can the diff SDH devices which are from diff vendors or manufacturers...
Re: What's the advantage of writing VHDL that can be recogni
In VHDL, the CASE statement's default branch is NOT imposed by the IEEE standard. It's "SUGGESTED". In synthesisable coding style, the process method of "default" depends upon the synthesis tool you use. Some need it, and some dont...
VHDL Questions
A TO Q1:
U need to write a hierachical testbench to view whether it is successful. It's complex.
A TO Q2:
It is a question of CODING STYLE. Also, it cannt be explained exactly here.
If you have many LEDs, due to the FPGA's current limit, don't connect them to the same bank--you can see the data sheet for further information. I suggest you to use special LED IC to design your project.
Good luck!
Which is better?
If ur design is sensitive to the cost, I believe altera is good choice. By the way, the tools altera provides is more convenient to use, in my opinion. ^_^
vhdl ethernet switch
It's based upon the performance goal and the scale ur design is required for.
U can go to the www.opencore.com to get some free core and datasheet for Eth switches.
Good luck.
Added after 4 minutes:
Sorry, it's www.opencores.com. My fault.
serial vs parallel data
Member puviarasu is right. But additionly there is another thing he(she?) doesn't notice: Nowadays, clock fre is a most important thing to determine the performance of a sys. Due to the EMI reasons and the cross noise between wires, the SERIAL is better than the PAR.
Hi,
I'm a new guy to this field, but I have a job of finishing a ATM pon's MAC controller(using FPGA, of course the design is to complete parts of total functions, just ATM cell's management). I'm a RTL experienced designer but a fool to networks.
Who have some exp on those things? Please give...
You're lucky enough. Think those guys who are at the bottom of a group. You will find the place and the salary you get may make somebody else envy. Think more about the actual situation, and if you go to do maket, all will begin from zero. Is it you want? Too expensive.
Ur board is 2 layers and because this,it can't be used in very high freq. If ur board need to run in high freq, try other type, eg. 4 layers .There is no good solution for 2 layers.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
