Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
in Razavis' book "design of analog CMOS IC's" (**broken link removed**) I have been reading about loading effects and how they affect the transfer function of a closed loop system (for example page 273, for a voltage-voltage feedback circuit).
In Kenneth Kundert's publication "the...
Dear John,
Thank you for putting in so much work to help me out, I appreciate it! I will have a look at the lecture slides and the simulation tool now.
Thanks! But how can then R_opt_load_classB = R_opt_load_classA be explained? As we have said load impedance decreases with decreasing conduction angle in Class AB. What is the relationship between the used load resistance R_load and the impedance we talked about in the output characteristic ...
Thanks! So you mean when choosing a quiescent current in the Class AB regime, the fixed point (V_dd, I_q) in the output characteristic I_d (V_ds) moves down (compared to Class A), and when our loadline is supposed to connect (V_knee,I_max) and (V_dd, I_q) we get a steeper load line ~ 1/R, and...
Hello all,
I have been studying Class A and Class B power amp., and according to my lecture script R_opt_load_classA&B = (V_max-V_knee)/I_max applies. I can see this in the output characteristic of the transistor:
Furthermore it is said that the optimal load for Class AB is different: "at...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
