Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
after defining finite substrate in box how can i define a metal under the sbstrate bigger than that beacuse ads gives error that your metal strip cannot be outside the box . following is the case i want to simulate
..........singnal
..........fininte ferrite substrate
..........metal block...
I am using ADS2009 may be its version problem uplaod your ADS project so that i can check, design kit is active lib so for S-paramete u need proper biasing circuit.
Regards
Re: increase Rise time
the problem is measurement shows risetime higher than expected is there anyway to reduce this risetime by changing only inthe layout of diff trace
Re: increase Rise time
during compliance test chip fails because of very high edge rate of 1.7 V/ns Is there any posssibility to reduce the edge rate by changing the layout of differential pair
insertion loss s21 noise figure
Noise figure of filter is its insertion loss so total noise figure can be calculated by adding the insertion loss of filter and amplifier noise figure.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
