Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by zero_0

  1. Z

    PrimeTime power reports differently with -hierarchy option

    looks a tool issue wrt glitch power computation/separation
  2. Z

    dc_compiler: create_generated_clock from a generated clock?

    It is the same object, not son object
  3. Z

    Why do we define clock uncertainty in synthesis ?

    We should make sure timing is clean when clock is ideal but uncertainly is considered in order to closer the real case.
See more

Part and Inventory Search

Back
Top