Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by zencool

  1. Z

    Suppressing warnngs and errors in modelsim simulation

    Can you send an exple og your warning...? i think i don't well understand your issues....? regards
  2. Z

    Suppressing warnngs and errors in modelsim simulation

    Hi, Try to use -nowarn option when you launch the vcom command...
  3. Z

    What are conficuration registers?

    DUT registers are registers of your DUT ie your design under test....
  4. Z

    What does ARM actually do ?

    Re: What is ARM? hamvui2005 ....... four years after ............ :idea: (2004--->2008)
  5. Z

    RTL compiler error: multiple designs are available

    Re: RTL compiler error hi, What is the command used ....?
  6. Z

    collection of code coverage

    Re: collection of code coverage (resolved) resolved.......:D
  7. Z

    collection of code coverage

    Hi, I'm facing this problem: i want to collect code coverage ( using specman+ncsim), ncelab -messages -nocopyright -coverage B -access +rwc -HDLVAR ./hdl.var lib.tb_top:myview a default directory : cov_work/design/test was created but the subdirectory /test is empty! can any body...
  8. Z

    Error when running test cases in Specman 4.3.2

    Re: coverage in specman Hi, try this line code .......: extend sys { setup() is also { set_config(cover, mode, default); }; };
See more

Part and Inventory Search

Back
Top