Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
-How could we maximize output resistance(more than 5M) in a wide cascode current mirror with maintaining current mirroring accuracy(error less than 2%)?
(Q4and Q3, Q1 and Q2 must be matched)
-In addition, How could different W and L value in Q4 and Q1 change Rout value?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
