Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anybody tell me the name of designation standard in capture schematic editor? I mean graphical symbols, frames and title blocks...
Or it's their own original standard, so I need to use other software to produce documentation?
pcb env file
I use Allegr0 14.2 under winxp pro.
LocalEnv file is in c:\documents and settings\%profile%\pcbenv directory,
so, when I change Environment Variables from allegro User Preferences editor, changes don't saves in localenv file at all, but if I Change it manually, allegr0, reads all...
CADENCE CAPTURE question
I try to reuse one hierarchical block in design several times. In this block net names come from hierarchical ports, so in final netlist i've got nets with names e.g. IN1 (in first instance) IN1_### (in others)...
How can I create netlist with net names from highest...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
