Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by yzzrlzc

  1. Y

    NEED help for NAND simulation in spice

    ok but actually, i always use it this way.:D
  2. Y

    NEED help for NAND simulation in spice

    rly rly rly appreciate your help sorry for replying late:D
  3. Y

    NEED help for NAND simulation in spice

    i am sorry i am just a beginner so using .global command should be as follows: .global VDD .global Vgnd VDD VDD 0 DC 5 Vgnd Gnd 0 DC 0 .Xand 1 2 3 NAND2 ......... .subckt. nand2 A B out (.......) .ends .model nfet/pfet NMOS/PMOS (.......) right???
  4. Y

    NEED help for NAND simulation in spice

    my problem is not the global command my problem is that I typed " plot 1" to show the result, while the right way to do it is " plot v(1)" anyway, rly appreciate your help
  5. Y

    NEED help for NAND simulation in spice

    Xand 1 2 3 NAND2 V1 1 0 DC 5 V2 2 0 PULSE(0 5 0 0 0 5n 20n) .tran 1ns 300ns *NAND subcircuit *********************************** .subckt NAND2 A B out M1000 out A VDD VDD pfet w=10u l=1u + ad=30p pd=22u as=30p ps=32u M1001 VDD B out VDD pfet w=10u l=1u + ad=0p pd=0u as=0p ps=0u M1002 a_n52_6#...
  6. Y

    how to make maximum PP output swing>3v when vdd=5v, vss=0

    i am working on my analog course project. our teacher want us to design a chip with a gain equals to 3 and have some requirements (1) Vdd=5v (2) Vss=0v (3) have two input signal pins (4) have one analog output pin (5) bandwidth>12MHz (6) CMRR>120dB (7) Maximum PP output swing>3v my design is a...
See more

Part and Inventory Search

Back
Top