Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by yzseu

  1. Y

    how to fix setup violations

    clock tree synthesis may work, change the load effort of clk input and do the CTS

Part and Inventory Search

Back
Top