Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you guys for your feedback, it was very helpful.
In my case. I want to read the same liberty file with different information for the same corner (for example with updated cell delays). But I don't think that this is feasible because we can not read two liberty files with the same name of...
Hi,
Is it possible to overwrite a cell delay after reading it from the liberty file by reading a new liberty file?
in general, is it possible to read a second liberty file with different cell delays for the same standard cells?
Thanks in advance.
Hello experts,
I would like to know if the clock edge has an impact on clock latency or this later is not related to the clock edges ?
for example if we have a negative level-sensitive latch or flip-flop, and the waveform of the clock signal is {0 5}, so the first falling edge occurred at 5ns...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
