Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I am using the imaginary current mehtod to test the input capacitance.
Vtest Vnd gnd sin(0.5V 0.5V 100Meg)
.print cap = 'IM(Vtest)/(2*pi*f*Vac)
where f=100Meg and Vac=1v
Is there any thing wrong about this equation, I'm stuck here for a while.
thx
Hi All
I am testing dynamic spec of pipeline ADC such as SNR, ENOB. I use window sampling method to measure frequency domain. however, by using different window( hanning, hamming, backham,) the noise floors are diffierent.
Does anyone know how to calcaculate noise floor in these cases? And...
Hi All,
For testing 10bits ADC in simulation level, I extract data from Hspice and import the data into Matlab to do FFT. Suppose my input is 2.11MHz and sampling rate is 10MHz, I use matlab codes to DAC in order to get the ideal analog output and then test SNR, ENOB, THD.
The problem is...
awaves x-axis
Hi All,
I used Hspice to do ac sweep for measuring Op Amp frequency response and plot the result on Awaves. but I have problem to change x-axis form linear scale to log-scale.
Is there any control statement I can use to change that. I have search the Hspice manual for several...
Hi all,
I am design a 10bits pipeline ADC and by followingprevious articles I use Matlab to do FFT. But here are the problems I met.
fin=100Khz, fs=10Mhz,
N=8192(number of data points in FFT),
M=83 (integer number of cycles within the sampling window),
First I used coherent sampling method...
Hi all,
Thanks for those who gave me advice on the topic I posted couple days ago. Unfortunately, my problem is still there.
I post my question again and also I upload the schematic and wave picture. Hope it can give you more clearly understand where my problem is.
Question as below:
I am...
Hi all,
I am designing a one-stage full differential cascode op amp which are stacked with two pmos and two nmos in each path. the lower nmos pair is the input. and then a extra nmos acting as a current source connects ground and the lower nmos pairs. a pair of pmos triode device are used to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.