Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello to all, I'm new here and I have some problems with the understanding of a piece of VHDL code and I will be very happy if someone could help me to understand it. I had found a tutorial on internet about how to create a VHDL PWM audio generator, and I don't understand this piece of code...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
