Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by yuanxiao

  1. Y

    ± 14V swicth in 3V process with 3V vdd.

    bootstrap sometimes used in power management circuits to control the external power switch
  2. Y

    How to test dnl of adc under cadence ?

    cadence dnl test dump the Cadence simulation data into Matlab. there are many exiting dnl,inl matlab program.
  3. Y

    Dc mismatch analysis????

    Calculation first. Pelgrom 'Matching properties of MOS transistors'
  4. Y

    [HELP] what tools do you draw the IC circuit for paper?

    Xfig
  5. Y

    how to get SNR in Candece's affirma analog enviroment?

    would you post a program that can export data from waveform? Added after 4 hours 37 minutes: I try to export data using following skill function xVec = drGetWaveformXVec() yVec = drGetWaveformYVec(), but it seems the data is not uniformly sampled, thus the fft results in Matlab are not...
  6. Y

    how to get SNR in Candece's affirma analog enviroment?

    i run .tran analysis, then plot the psd from the calculator, but how to normalized the psd and how to calculate the SNR?
  7. Y

    How does this circuit work??

    please refer " Marc G. Degrauwe et al. "Adaptive Biasing CMOS Amplifiers" IEEE JSSC, vol. 17, June 1982"
See more

Part and Inventory Search

Back
Top